Apply now
Master'sElectronics, Embedded Systems & Telecom Applications open

Master’s in Time-Sensitive Networking (TSN)

Online master's programme of 1,900 hours in Time-Sensitive Networking (TSN): determinism over Ethernet, profiles and testing. 12 modules covering deterministic Ethernet, time synchronisation, traffic scheduling and shaping, reliability and redundancy, network configuration, sector profiles, industrial protocols, TSN hardware and end stations, performance analysis, wireless and 5G TSN, and TSN security, with an assigned technical tutor.

Duration12–14 months
ModeOnline
LanguageEnglish
Start datesSet by the faculty
AwardSEIUM Institute diploma
Enrol now View syllabus Ask an advisor
Virtual lab · try it before you enrol

Take the controls.

Run a real engineering trade-off from this field. Move the sliders, watch the model react in real time and beat the challenge.

SIM · LIVE ●
Learning outcomes

What you will be able to do

01

Understand the mechanisms of the IEEE 802.1 TSN family of standards.

02

Configure precise time synchronisation using gPTP.

03

Design traffic schedules with the Time-Aware Shaper.

04

Implement seamless redundancy with FRER and PRP.

05

Integrate industrial protocols over TSN networks.

06

Analyse the performance of deterministic networks through simulation and measurement.

07

Secure TSN networks without compromising their determinism.

Profile

Who it's for

  • Industrial network engineers moving to converged deterministic Ethernet.
  • Real-time systems engineers.
  • TSN communications architects.
  • Automotive network engineers working on in-vehicle Ethernet.
  • Network validation engineers.
  • Embedded network software developers.
  • Engineering or science graduates aiming to enter industrial automation.
Standards & tools

What you'll work with

  • IEEE 802.1Qbv (enhancements for scheduled traffic (Time-Aware Shaper))
  • IEEE 802.1AS (timing and synchronisation (gPTP))
  • IEEE 802.1CB (frame replication and elimination for reliability)
  • IEC/IEEE 60802 (TSN profile for industrial automation)
  • IEEE 802.1Qcc (stream reservation and configuration enhancements)
  • IEEE 1588 (Precision Time Protocol)
  • IEC 62439-3 (PRP and HSR high-availability redundancy)
  • 3GPP TS 23.501 (5G system architecture, including 5G-TSN integration)
  • OMNeT++ with INET
  • Wireshark
  • Linux tc and taprio
  • TTTech Slate
  • Spirent TestCenter
Syllabus

12 modules

  1. 1.1Evolution of industrial Ethernet
  2. 1.2Ethernet frames and IEEE 802.1Q VLANs
  3. 1.3Switching and address learning
  4. 1.4Latency, jitter and losses
  5. 1.5Real-time requirements in control
  6. 1.6Limitations of best-effort delivery
  7. 1.7Fieldbuses versus Ethernet
  8. 1.8Architecture of the IEEE 802.1 TSN task group
  9. 1.9The IT/OT convergence vision
  10. 1.10Case study: requirements of a robotic cell
  1. 2.1IEEE 1588 PTP protocol
  2. 2.2IEEE 802.1AS gPTP profile
  3. 2.3Grandmaster, boundary and transparent clocks
  4. 2.4Grandmaster selection with BMCA
  5. 2.5Link delay measurement
  6. 2.6Synchronisation accuracy and errors
  7. 2.7Time domain redundancy
  8. 2.8Hardware timestamping
  9. 2.9Synchronisation with GNSS
  10. 2.10Lab: measuring gPTP accuracy on a network
  1. 3.1Traffic classes and PCP priorities
  2. 3.2IEEE 802.1Qav Credit-Based Shaper
  3. 3.3IEEE 802.1Qbv Time-Aware Shaper
  4. 3.4Gate control lists (GCL)
  5. 3.5802.1Qch Cyclic Queuing and Forwarding
  6. 3.6802.1Qcr Asynchronous Traffic Shaping
  7. 3.7802.1Qbu and 802.3br frame preemption
  8. 3.8Guard bands
  9. 3.9Worst-case latency calculation
  10. 3.10Practical exercise: designing a GCL for control traffic
  1. 4.1IEEE 802.1CB frame replication and elimination (FRER)
  2. 4.2802.1Qci per-stream filtering and policing
  3. 4.3PRP and HSR protocols of IEC 62439-3
  4. 4.4Ring and mesh topologies
  5. 4.5Zero-frame-loss recovery
  6. 4.6Network availability analysis
  7. 4.7Link failure detection
  8. 4.8Integration with safety systems
  9. 4.9Failover testing
  10. 4.10Lab: FRER on a ring network
  1. 5.1802.1Qcc configuration models
  2. 5.2Centralised CNC and CUC model
  3. 5.3YANG models and NETCONF
  4. 5.4Stream reservation and admission
  5. 5.5Topology discovery with LLDP
  6. 5.6Monitoring with SNMP and telemetry
  7. 5.7Offline scheduling tools
  8. 5.8Network lifecycle management
  9. 5.9Multi-vendor interoperability
  10. 5.10Practical exercise: YANG configuration of a TSN switch
  1. 6.1IEC/IEEE 60802 industrial profile
  2. 6.2IEEE 802.1DG automotive profile
  3. 6.3IEEE P802.1DP aerospace profile
  4. 6.4802.1CM profile for fronthaul
  5. 6.5AVB audio and video networks
  6. 6.6Requirements of electrical substations
  7. 6.7Comparison of requirements across profiles
  8. 6.8Certification and conformance testing
  9. 6.9Standardisation roadmaps
  10. 6.10Case study: profile selection for a plant
  1. 7.1PROFINET over TSN
  2. 7.2OPC UA FX and PubSub
  3. 7.3EtherCAT and its coexistence with TSN
  4. 7.4CC-Link IE TSN
  5. 7.5EtherNet/IP and CIP Motion
  6. 7.6Migration of existing networks
  7. 7.7Gateways between domains
  8. 7.8Mapping applications to streams
  9. 7.9Performance in motion systems
  10. 7.10Lab: OPC UA PubSub over TSN
  1. 8.1Architecture of a TSN switch
  2. 8.2Ethernet controllers with TSN support
  3. 8.3FPGA implementation of TSN IP
  4. 8.4TSN support in the Linux kernel
  5. 8.5taprio, etf and mqprio qdiscs
  6. 8.6Real-time applications with PREEMPT_RT
  7. 8.7Network stacks on microcontrollers
  8. 8.8End-to-end latency measurement
  9. 8.9End station optimisation
  10. 8.10Practical exercise: taprio configuration on Linux
  1. 9.1Network calculus and worst-case analysis
  2. 9.2Simulation with OMNeT++ and INET
  3. 9.3Modelling streams and topologies
  4. 9.4Traffic generators and analysers
  5. 9.5Timestamped capture
  6. 9.6Quality of service metrics
  7. 9.7Stress and saturation testing
  8. 9.8Validation against requirements
  9. 9.9Network performance report
  10. 9.10Lab: simulating a TSN network in OMNeT++
  1. 10.15G-TSN integration according to 3GPP
  2. 10.25G logical bridges in TSN
  3. 10.3Synchronisation over 5G
  4. 10.4Deterministic Wi-Fi 6 and Wi-Fi 7
  5. 10.5Private industrial 5G networks
  6. 10.6DetNet at the IP layer
  7. 10.7Latency in radio access
  8. 10.8Industrial mobility use cases
  9. 10.9Wireless reliability challenges
  10. 10.10Case study: AGVs connected with 5G-TSN
  1. 11.1Threats to synchronisation
  2. 11.2Attacks on traffic scheduling
  3. 11.3Authentication with IEEE 802.1X
  4. 11.4IEEE 802.1AE MACsec encryption
  5. 11.5Management security with NETCONF
  6. 11.6Segmentation according to IEC 62443
  7. 11.7Real-time intrusion detection
  8. 11.8Impact of security on latency
  9. 11.9Deployment best practice
  10. 11.10Workshop: MACsec on TSN links
  1. 12.1Definition of the system and its requirements
  2. 12.2Network topology design
  3. 12.3Stream and schedule planning
  4. 12.4Synchronisation configuration
  5. 12.5Implementation in simulation or on a test bench
  6. 12.6Latency and jitter measurement
  7. 12.7Redundancy testing
  8. 12.8Analysis of results
  9. 12.9Master's Thesis report
  10. 12.10Master's Thesis: defence before a panel
Methodology, software & labs

How you'll learn

Training is 100% online on the SEIUM campus, with downloadable material, recorded classes and an assigned technical tutor. There are no fixed timetables: you progress at your own pace within the intake, so the programme fits around your job.

Each module combines theory, guided reading of the original standard and applied exercises. The working software is OMNeT++ with INET, Wireshark, Linux tc and taprio, TTTech Slate and Spirent TestCenter, in free, academic or evaluation versions. Real procedures are studied: end-to-end latency and jitter measurement, redundancy testing with FRER and traffic scheduling simulation. Assessment is continuous by module, plus the final Master's Thesis.

Standards covered: IEEE 802.1Qbv, IEEE 802.1AS, IEEE 802.1CB, IEC/IEEE 60802, IEEE 802.1Qcc, IEEE 1588, IEC 62439-3, 3GPP TS 23.501.

Assigned technical tutor:every module ends with a deliverable that your tutor marks individually.
Standards-based learning:guided reading of IEEE 802.1Qbv, IEEE 802.1AS and IEEE 802.1CB applied to real cases, not as a theoretical annex.
Industry software:OMNeT++ with INET, Wireshark, Linux tc and taprio, TTTech Slate and Spirent TestCenter, in free, academic or evaluation versions.
Master's Thesis with defence:a complete TSN network designed, scheduled and validated in simulation or on a test bench, defended before a panel.
Flexible format:100% online, no fixed timetables, compatible with full-time work.
Capstone project

Build it end to end

Your final project follows the real engineering workflow, step by step, reviewed by your tutor.

System requirements
Define the system and its timing and reliability requirements.
Topology and schedules
Design the network topology and plan the streams and schedules.
Synchronisation and implementation
Configure synchronisation and implement the network in simulation or on a test bench.
Latency and redundancy testing
Measure latency and jitter and test the redundancy mechanisms.
Master's Thesis
Present the analysis of results of the TSN network, defended before a panel.
Career opportunities

Where this takes you

Industrial network engineerReal-time systems engineerTSN communications architectAutomotive network engineerNetwork validation engineerEmbedded network software developer
Admissions & scholarships

Requirements

  • University degree in engineering, science or architecture, or equivalent demonstrable professional experience.
  • Internet connection and a computer able to run the programme software.
  • English sufficient to read technical standards.

Ready to start?

Send your application today. Our admissions team replies within 72 hours with your study plan and funding options.

Apply now Scholarships
FAQ

Frequently asked questions

The programme totals 1,900 hours over 12–14 months. You set your own pace within each intake, and your tutor helps you plan the workload around your job.

You work with OMNeT++ with INET, Wireshark, Linux tc and taprio, TTTech Slate and Spirent TestCenter, using free, academic or evaluation versions. Your tutor indicates the free alternative wherever one exists.

A SEIUM Institute diploma, awarded on passing the continuous assessment and the Master's Thesis. It is SEIUM's own qualification, not an official state degree; its recognition depends on the programme completed and the regulations of each country.

Yes. Modules passed in a course or postgraduate diploma in the same area are recognised in the higher programme. Ask about the recognition policy when you enrol.

A university degree in engineering, science or architecture (or equivalent professional experience), a computer able to run the software and English sufficient to read technical standards.

Start dates are set by SEIUM's faculty for each intake. Our admissions team will confirm the next available date when you apply.

Keep exploring

Related programmes

See all in Electronics, Embedded Systems & Telecom
Master's6,610 $

Master’s in Predictive Maintenance

Online master's programme of 1,900 hours in predictive maintenance — vibration and acoustic analysis, models and deployment in the plant. 12 modules covering maintenance strategies, vibration…

12–14 monthsOnlineElectronics, Embedded Systems & Telecom
Master's9,970 $

Master’s in RF, Antennas and Communications Engineering

Online master's programme of 1,900 hours in RF, antennas and communications engineering: 12 modules covering propagation, transmission lines and microwave networks, antenna theory and arrays, RF…

1900 hOnlineElectronics, Embedded Systems & Telecom
Master's8,850 $

Master’s in Cooperative V2X (C-V2X / ITS-G5)

Online master's programme of 1,900 hours in cooperative V2X (C-V2X / ITS-G5): stacks, PKI and field testing. 12 modules covering cooperative transport systems, ITS-G5 and DSRC,…

12–14 monthsOnlineElectronics, Embedded Systems & Telecom
Master’s in Time-Sensitive Networking (TSN)Enrol
Related programmes

More in Electronics, Embedded Systems & Telecom

Master’s in Industrial Edge & Data EngineeringView programme →Master’s in DSP and Real-Time Signal ProcessingView programme →Master’s in Hypervisors and Mixed-Criticality EngineeringView programme →Master’s in Software, DevOps and Operations EngineeringView programme →Master’s in Real-Time Middleware and Communication EngineeringView programme →Master’s in High-Speed PCB Design EngineeringView programme →

All Electronics, Embedded Systems & Telecom programmes → · How to apply · Fees & financing · Scholarships

Scroll to Top
SEIUM – Institute of Advanced Engineering
Powered by  GDPR Cookie Compliance
Privacy Overview

This website uses cookies so that we can provide you with the best user experience possible. Cookie information is stored in your browser and performs functions such as recognising you when you return to our website and helping our team to understand which sections of the website you find most interesting and useful.